Skip to content
Open·Ingested today, not yet re-verified. Deadlines can change; confirm on the official page.

Questa Inspect Ap SW Subscription

DEPT OF DEFENSE.DEPT OF THE ARMY.AMC.ACC.ACC-CTRS.ACC RSA.W6QK ACC-RSA

Special Notice · not a solicitation. There is nothing to bid on yet: agencies use this notice type for market research or information. You can respond to get on their radar, but do not budget proposal time for it.

Place of performance: Redstone Arsenal, AL

View official posting

Free. Verify your email, then we send one reminder only.

Posted
Aug 29, 2026
Closes
Sep 9, 2026 (in 11 days)

Get alerted when new contract opportunities like this open.

Checking your account…

Free. Everyone sees new listings after 10 days. Unsubscribe anytime.

At a glance

This is a government contract opportunity posted by DEPT OF DEFENSE in the information category. The deadline is September 9, 2026, 12 days from now. Work is performed in Redstone Arsenal, AL.

Classification and identifiers

Industry (NAICS)
Information (513210)
Product or service (PSC)
Support Services, Delivered As a Service Contract (saas or Subscription) Involved With the Analysis, Design, Development, Code, Test and Release Packaging Services Associated With Application Development Projects, As Well As Off-The-Shelf Business Software. (DA10)
Solicitation number
PANRSA26P0000040377

Who can apply

Work performed in Redstone Arsenal, AL

About this opportunity

THIS IS A SOLE SOURCE SYNOPSIS. ACC-RSA has a sole source requirement for Questa Inspect Ap Software subscription. This is a Sole Source with Siemens Industry Software Inc IAW FAR 13.50l(a)(2)(i). IAW FAR 5.207(c)(l5) Siemens Industry Software, Inc is the only source capable of fulfilling the Government's requirement for the renewal. This Questa Inspect license is required to run advanced static analysis on Field Programmable Gate Array (FPGA) and Complex Programmable Logic Device (CPLD) Register-Transfer Level (RTL) source code. This specialized tool enables the automatic detection of functional design issues in registers, finite state machines (FSMs), buses, and memories across devices written in VHDL, Verilog, and SystemVerilog with IEEE 1800.2 support. No Solicitation documents exist a...

Refine this search